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    Abstract-Due to the inherent double-frequency (2f0) ripple in 
single-stage single-phase photovoltaic (PV) grid-connected 
inverters, the maximum power point tracking (MPPT) will 
inevitably be affected. To improve the MPPT performances, a 
passive LC power decoupling circuit with a robust second-order 
sliding mode control (SOSMC) is thus proposed in this paper. 
With the passive LC decoupling path, the double-frequency 
pulsation on the dc-link is effectively cancelled out. Thus, the 
MPPT accuracy is significantly enhanced and the utilization of a 
small dc-link capacitor becomes possible. However, resonance 
between the LC circuit and the main dc-link capacitor may 
appear, which can be damped through an active damping 
method. Additionally, the proposed SOSMC ensures good steady-
state, dynamic performance (voltage fluctuation and settling time) 
and the robustness of the dc-link voltage, which is also beneficial 
to MPPT control in terms of high accuracy and fast dynamics. 
The systematic design of SOSMC is presented and a detailed 
parameter optimization design of LC decoupling circuit is 
discussed. Experimental tests are performed on a 2.5-kW single-
stage single-phase grid-connected inverter, and the results 
validate the effectiveness of the proposed strategy. 
 
Index Terms—Single-stage single-phase PV system, double 
frequency ripple, MPPT performance improvement, parameters 
optimization design, second-order sliding mode control. 
I.  INTRODUCTION 
OWDAYS, distributed power generation systems based on 
renewable energy (solar and wind energy) have received  
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Fig.1. Illustration of the 2f0 components and the impact on the MPPT: Isc is 
short circuit current, Voc is open circuit voltage, Pmax is maximum power, Ppv is 
PV power, Vmpp and Impp are voltage and current at MPP, respectively. 
much attention due to the increasing electricity demand and 
depletion of fossil fuels [1], [2]. Owing to the government 
policies, feed-in-tariff and cost-reduction of photovoltaic (PV) 
installations, PV power generation has also gained 
considerable popularity in recent years [3].  
In general, a typical grid-connected PV system has more 
than one power-conversion stages [4]. The first stage uses a 
dc-dc converter to step up the PV voltage, where the 
maximum power point tracking (MPPT) is implemented. The 
output power is then inverted using an inverter and fed to the 
grid [5]. The multi-stage configurations have advantages like 
flexible control implementation (i.e., the MPPT is achieved in 
the frontstage; the power feeding-in control is attained in the 
inverter), while the efficiency of the entire system may be low. 
By contrast, the single-stage PV system employs a single 
power conversion (i.e., inverter), which performs the 
following two functions: 1) extracts peak available power 
from the solar PV arrays by employing a proper MPPT 
algorithm, and 2) transfers the extracted dc power to the ac 
grid while meeting power quality requirements [6]. In all, the 
single-stage conversion is superior over the multi-stage 
systems in terms of efficiency, compactness and cost-
effectiveness [7], [8].  
For the single-stage single-phase PV system, it is difficult to 
achieve fast and accurate MPPT due to its single conversion 
structure. This is because, seen from the point of view of 
MPPT, it is desired that the dc-link voltage can be changed 
quickly, potentially leading to fast MPPT dynamics. However, 
for the dc-link voltage control, rapid changes in the dc-link 
voltage may challenge the control stability. Moreover, as 
shown in Fig. 1, the instantaneous output power is pulsating at 
N 
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twice the line frequency, which is reflected as double-
frequency (2f0) ripples with f0 being the fundamental-
frequency of the grid on the dc-link voltage. The pulsation 
then makes the operating point of the PV array away from the 
desired MPPT condition [9]. This reduces the MPPT accuracy 
and system efficiency. Hence, the tracking accuracy and also 
the entire system efficiency are affected. This means that in 
single-stage single-phase PV systems, the MPPT accuracy and 
dynamics issue need to be properly addressed.  
To eliminate the dc-link 2f0 ripples so as to improve the 
MPPT accuracy, a straightforward way is to use bulky 
electrolytic capacitors (E-caps) [10] on the dc-link so that the 
voltage pulsation can be reduced to an acceptable value. 
However, large E-caps lead to low power density and limited 
system lifetime [11]. What’s more, since the MPPT is realized 
by regulating the dc-link voltage in single-stage systems, the 
bulky E-caps with large time constants will lead to slow 
dynamics of tracking the maximum power point (MPP). An 
alternative is to use an LC series resonant branch [12] to 
provide a zero-impedance path for the 2f0-ripple current. By 
doing so, the requirement of the dc-link capacitor can be 
significantly reduced. However, the size of the overall system 
is increased, as the resonant frequency should be 2f0. 
Accordingly, several active power decoupling (APD) methods 
that utilize auxiliary energy storage elements and power 
control circuits to buffer the 2f0-ripple power were developed 
[13]-[16]. With the APD methods, the bulky dc-link E-caps 
can be replaced by even smaller film capacitors. Yet, when 
comparing with the LC decoupling solution, the APD methods 
suffer from complex control and low efficiency, which is not 
acceptable in PV power generation systems. Furthermore, 
dedicated control strategies [17]-[19] can be employed  in the 
preceding stage of two-stage inverters to reduce the dc-link 
capacitance, and the MPPT performance will not be affected. 
The main idea in these control strategies is to increase the 
effective impedance of the frontstage seen from the dc-link, 
thus forcing the 2f0 power to be buffered by a small dc-link 
capacitor. Although the above can improve the performance of 
single-phase PV systems to a large extent, these active control 
methods cannot be applied in single-stage inverters. In 
addition, when the PV voltage is higher than the dc-link 
voltage, the PV power will be directly transferred, and the 
inverter operates as a single-stage topology [20]. In this case, 
the MPPT accuracy is also degraded due to the 2f0-ripples at 
dc-link. To tackle this, a low-frequency harmonic elimination 
pulse-width modulation (PWM) scheme was introduced in 
[21], where a low 2f0-ripple on Z-source capacitors can be 
achieved. Additionally, in [22], a new control and modulation 
strategy were presented to further mitigate the 2f0-ripples. 
Notably, the above methods are specifically for Z-source 
inverters instead of conventional PV inverters [2]. 
For the tracking speed of MPP, the prior-art approaches are 
to enhance the dynamic performance of the dc-link voltage 
control. For instance, in [23], an adaptive proportional-integral 
(PI) control strategy was developed, and with this, a trade-off 
between reduction of dc-link voltage fluctuations and grid 
current harmonics was achieved. However, the bandwidth of 
the voltage loop must be low enough to suppress the 2f0-
ripples. Hence, the improvements in [23] are limited. A low-
pass filter [24] or moving average filter [25] was then used in 
the voltage control loop to remove the 2f0-ripples. In this cases, 
the phase lag of filters slows down the response of the entire 
system. Subsequently, in [26], a second-order notch filter was 
adopted in the voltage loop to mitigate the 2f0-ripples. 
Although this can effectively remove the 2f0-ripples and 
improve the power quality, a phase-crossing of the 180°-line 
was introduced. That is, the improvement is also limited, as a 
sufficient phase margin of the system should be guaranteed. In 
[27] and [28], the PI control with an additional feedforward 
control method was presented to improve the dc-link voltage 
dynamics. With the two methods, the settling time and 
overshoot of dc-link voltage were improved while the 
coupling between the dc and ac sides was also increased. Thus, 
any noise at input power will be amplified and then induce 
harmonics at the output; in worst cases, the system stability 
may be challenged [26]. 
It should be pointed out that the MPPT accuracy and speed 
improvement depends on MPPT algorithm, system design and 
control method. From the perspective of the latter, the existing 
methods are not appropriate in the application of single-stage 
single-phase PV system to improve MPPT accuracy and speed, 
meanwhile with high efficiency. Accordingly, this paper 
proposes a design and control method to address the above 
issues. Firstly, a passive LC resonant circuit is employed at the 
dc-link, where the 2f0 ripple can be effectively eliminated. In 
turn, the main dc-link capacitance is reduced, which 
contributes to improve the MPPT accuracy and system 
dynamics. Additionally, a voltage control method is proposed 
to improve the dc-link voltage dynamics and system 
robustness. More specifically, a robust super-twisting 
algorithm second-order sliding mode control (STA-SOSMC) 
is proposed. Compared with the conventional PI or PI + 
feedforward control methods, the proposed STA-SOSMC 
method is better for PV application with the following 
superiorities: 1) Fast dynamic response: the merits of 
conventional sliding mode control (SMC) are maintained, and 
thus, the proposed method has fast dynamics, being beneficial 
to the MPPT; 2) Strong robustness: the proposed method is 
highly robust to system parameter uncertainties (e.g., dc-link 
capacitance uncertainties) and disturbances (e.g., irradiance 
variations). Moreover, the chattering issue, as the main 
problem of the traditional SMC, is avoided, since the 
discontinuous input is reduced by enforcing continuous 
control actions. In addition, an active damping scheme is 
proposed to mitigate the potential resonance between the LC 
branch and the dc-link capacitor. The contributions of this 
paper are summarized as: 
1) A passive LC resonant branch with a detailed analysis 
and optimal design is proposed to eliminate the 2f0 
ripples, which benefits to improve the MPPT accuracy 
and system dynamics.  
2) A virtual impedance based active damping method is 
proposed to alleviate the resonance caused by the LC 
branch and the main capacitor. 
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Fig.2.  Configuration of a single-stage single-phase grid-connected PV system. 
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Fig. 3.  Total power processed by the dc-link capacitor. 
3) The systematic design approach of the STA-SOSMC is 
presented and the stability of the entire system is proved 
by Lyapunov theory.  
The rest of this paper is organized as follows. In Section II, 
the double-frequency issue in single-phase systems is 
discussed. The proposed optimal design is then detailed in 
Section III, followed by the control system design and 
optimization. Experimental tests are performed on a 2.5-kW 
single-stage single-phase PV inverter and the results are 
provided in Section V, where the proposed method is also 
benchmarked with prior-art solutions. Finally, concluding 
remarks are provided in Section VI. 
II. MECHANISM OF DOUBLE FREQUENCY RIPPLE 
Fig. 2 shows the general configuration of a single-stage 
single-phase grid-connected PV inverter, where Cbus is the dc-
link capacitor, vg, ig denote the grid voltage and current, 
respectively, and vpv, ipv are the PV voltage (dc-link voltage) 
and current, respectively. Assuming that the grid voltage is 
purely sinusoidal with the amplitude being Vgm and angular 
frequency being ω0, it is expressed as 
0( ) sin( )g gmv t V t                               (1) 
At unity power factor, the grid current is obtained as 
0( ) sin( )g gmi t I t                               (2) 
where Igm is the amplitude of the grid current. 
According to (1) and (2), the instantaneous power at the ac 
side is derived as 
0
1 1
( ) ( ) ( ) cos(2 )
2 2
ac g g gm gm gm gm
P P
P t v t i t V I V I t           (3) 
where P  is equal to the average input power from the PV 
array when ignoring the power losses of the inverter, and P  is 
the time varying pulsating power. 
In practice, the pulsating power is usually buffered by a  
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Fig. 4.  Topology of a single-stage single-phase PV grid-connected inverter 
with the LC resonant circuit and an L-type ac filter (L2 = L3). 
passive decoupling capacitor, and the power processed by the 
dc-link capacitor is shown in Fig. 3. The energy that is being 
charged or discharged from the capacitor can be calculated as 
0
1
2 28
(max) (min)
0
1
2( ( )d ) ( )
2
f
bus pv pvE P t t C v v               (4) 
where vpv(max) and vpv(min) are the maximum and minimum dc-
link voltages. 
According to (4), the voltage ripple on the dc-link capacitor 
is expressed as 
02
gm gm
pv
bus pv
V I
V
C V
                                   (5) 
where Vpv = (vpv(max)+ vpv(min))/2 is the average value of the dc-
link voltage, and ΔVpv= vpv(max)- vpv(min). Based on (5), if the 
voltage ripple should be less than 2% of the nominal voltage 
[16], the minimum dc-link capacitance should be 
2
02 2%
gm gm
bus
pv
V I
C
V
                                   (6) 
Accordingly, considering a 2.5-kW single-stage single-phase 
PV system and assuming that the dc-link voltage varies from 
350 V to 550 V, the minimum dc-link capacitance is 3248 μF. 
This will result in a relatively “bulky” system. 
Ⅲ. DOUBLE-FREQUENCY RIPPLE CANCELLATION AND 
OPTIMAL DESIGN  
As analyzed in Section Ⅱ, the dc-link voltage ripple can be 
suppressed by using a large decoupling capacitor. This will, 
however, increases the tracking time of the MPP in single-
stage systems. To deal with this problem, an LC resonant 
circuit is then adopted at the dc-link to absorb the pulsating 
power, as shown in Fig. 4, where C1, L1, and R1 denotes the 
resonant capacitor, inductor and series equivalent resistance of 
C1 and L1, respectively, and Cbus is the main capacitor. As seen 
in Fig. 4, a highly efficient and reliable inverter concept 
(HERIC) is employed as the inverter stage to ensure low 
leakage currents in PV applications [29]. An L-type (L2 = L3) 
filter is adopted as the ac side filter. 
A. 2f0-Ripple Cancellation with the LC Decoupling Circuit 
The impedance of the LC decoupling circuit is expressed as 
1 1
1
1
( )Z R j L
C


                                 (7) 
where ω is the angular frequency. Clearly, at the frequency of  
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Fig. 5. Series impedance |Z| of the LC branch as a function of angular 
frequency and resonant capacitance C1. 
2f0, the capacitive and inductive reactance should be equal to 
provide a minimum-impedance path for the ripple current. 
Then 
1 1 1
1
1
( )
r
r
r
Z R j L R
C 


                      (8) 
with 
1 1 01/ 4r L C f                              (9) 
As shown in (8), due to the series equivalent resistance R1, the 
LC branch impedance at 2f0 is not zero. Thus, the dc-link 
ripples cannot be fully eliminated. To reduce the 2f0-ripple to a 
desired value, the maximum value of R1 is calculated as 
1
1 1
1 1
Δ(1/ )
Δ Δ
(1/ ) Δ -Δ
pvr bus
pv
r bus pv r bus
VR C
i V R
R C i V C

 
  

      (10) 
in which Δi1=VgmIgm/Vpv, and ΔVpv are the 2f0-ripple current 
and 2f0-ripple voltage at the dc-link, respectively.  
Considering the grid fundamental frequency variation of ± 1 
Hz, to effectively reduce the 2f0-ripple, the impedance of the 
LC branch should be constrained as 
2 2
1 12
11
1
( ) 2
r
Z R R
CC


                   (11) 
Fig. 5 shows the impedance with respect to the angular 
frequency ω and resonant capacitance C1. It can be seen in Fig. 
5 that the tuning sharpness is dependent on C1, and a large 
capacitor leads to an increased filter passband.  
Based on the above analysis, it can be concluded that, to 
eliminate the dc-link 2f0-ripple voltages, the series equivalent 
resistance R1 of the LC branch should be designed as small as 
possible. However, small resistance will increase the volume 
and cost of the inductor. Moreover, in the case of the grid 
frequency variation, the selection of inductance and 
capacitance values involves the robustness, size, cost and 
weight of the entire system. Therefore, the design of the LC 
resonant circuit is an optimization problem. 
B. Optimal Design of the LC Decoupling Circuit 
For simplicity, this paper only takes the volume of the LC 
decoupling circuit as the optimization objective, since it is an 
importance factor of the entire system.  
1) Inductor and Capacitor Volume Calculation  
The volume of the inductor L1 can be determined 
considering the following expressions [30], [31]: 
0.75
4
1( )
2
9
1
2
(rms) 1(rms) 1 1(rms)
=
(10 )
(MLT)
(10 )
(10 )
L vol p
t
p
f u ac
rms
w
L
w
L
t L r
VL K A
P
A
K K B Jf
I
J
A
N
R
A
L
N
A
P U I L I








 


  


 


  
                   (12) 
where Kvol is a constant related to the core material. In this 
paper, the Kool Mμ powder core produced by Magnetics Inc. 
is selected and Kvol is equal to 13.1. Furthermore, in (12), Ap is 
the area product, Pt is the apparent power of the inductor, Kf is 
a constant related to the wave shape, which is 4.44 for a sine 
wave, Ku is the window utilization factor (Ku = 0.4 for general 
application), Bac is the maximum magnetic flux, J and Aw are 
the current density and cross area of the wire, respectively, 
ρ=1.75×10-8 Ω/m is the resistivity of copper, MLT is the mean 
length of turn, RL is the inductor winding resistance, N is the 
number of turns and AL is the inductance factor. 
It should be noted that for a specific core, the parameters, 
e.g., Bac, MLT and AL are determined. However, the 
optimization design of the inductor needs several iterations 
and verifications. The flowchart and detailed explanation of 
the core selection and inductor design will be detailed in 
Section Ⅲ-B-4. Assuming that a specific core is selected, 
substituting Bac, MLT and AL into (12) gives the inductance 
volume VLL as 
9/8
1
3/4L L
L
L
VL k
R
                                   (13) 
where kL is a proportional coefficient related to the core 
parameters. It is expressed as 
21/2
1( ) 3/4
1/2
(MLT) (10 )
( )


r rms
L vol
f u ac L
I
k K
K K B fA
 
           (14) 
Regarding the capacitor C1, film and/or ceramic capacitors 
have the disadvantages of high costs as many capacitors are 
required at the dc-link [32]. Thus, E-caps are usually selected. 
Generally, the volume of the E-caps can be expressed as [33] 
2
1C CVL k C V
                                (15) 
where kC is the coefficient describing the linear relationship, 
and V* is the rated capacitor voltage. 
Since the dc-link voltage varies from 350 V to 550 V in the 
single-stage system under study, series and parallel connection 
of capacitors is usually required. Thus, to ensure enough 
safety margins, the capacitors with a 315 V rated voltage are 
selected. According to (15), the volume is proportional to the 
capacitance value. Fig. 6 then shows the E-caps volume versus 
the capacitance for different capacitors from several 
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Fig. 6. Volume of the E-caps versus the capacitance from various 
manufacturer datasheets [35-37]. 
manufactures [34-36]. From Fig. 6, it can be seen that, for the 
same capacitance, the capacitors produced by United Chemi-
Con (UCC) have the smallest volume. Therefore, the 315 V 
EKMS-series E-caps from UCC are adopted.  
To calculate the volume of the capacitance C1, the curve- 
fitting method is adopted. The volume of the capacitance C1 
(VLC) is expressed as:  
1CVL a C b                                   (16) 
where a and b are known constants. For simplicity, the impact 
of the installation and other factors on the volume is not 
considered. Thus, the total volume of the LC decoupling 
circuit is expressed as 
CL L CVL VL VL                               (17) 
The equivalent resistance of the capacitor includes: an 
ohmic term due to metallization, end-spraying and 
connections; and a resistance representing the dielectric 
material. Then 
1
tan
= +CR R
C


                                    (18) 
where tanδ is the dielectric loss angle. For the selected 
capacitors, tanδ is 0.15. Since the dielectric related resistance 
dominates in the low frequency range, while ohmic resistance 
dominates in the higher frequencies [37], the equivalent 
resistance of the capacitance C1 at the ripple frequency of 2f0 is 
simplified as
1= tan /c rR C  . 
2)  Optimization Objective  
According to the above analysis, to improve the 2f0-ripple 
suppression effect, an optimization problem to minimize the 
volume of the LC decoupling circuit is formulated as  
Min CLVL                                       (19) 
which is subjected to 
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where the desired maximum ripple ΔVpv of the dc-link is 4 V, 
the angular frequency ωL and ωH are 196 π rad/s and 204 π 
rad/s, respectively. The value of the main capacitor Cbus is 
selected as 200 μF to buffer the mismatch power between the 
input and output power in the case of sudden irradiance 
changes, and to eliminate high-frequency ripple. 
3) Particle Swarm Optimization Algorithm 
As shown in (19) and (20), the inductor optimization design 
problem is nonlinear, constrained and nonconvex. Thus, the 
general method based on gradient optimization algorithm is 
not easy to solve this problem. To tackle this issue, the 
intelligent optimization algorithms are considered. Compared 
with the artificial bee colony, simulated annealing, genetic 
algorithm and artificial neural network optimization 
algorithms, the particle swarm optimization (PSO) algorithm 
has the advantages of easy implementation, fast calculation 
capability, and the ability to determine the extreme value 
irrespective of external conditions. Thus, the PSO algorithm is 
adopted in this paper to obtain the optimal parameters of the 
LC decoupling circuit. In the PSO algorithm, each particle 
represents a possible solution. In a D-dimensional vector, the 
current position of the i-th particle is Xi = (xi1, …, xid), and the 
current velocity is Vi = (vi1, …, vid). To determine the best 
behavior of particles, let f (X) = VLCL be the fitness function. 
The velocity and position of the i-th particle in the D-
dimensional space are updated as [38]: 
1 1
2 2
( 1) ( ) ( ( ) ( ))
( ( ) ( ))
id id id id
d id
v k wv k c r Pbest k x k
c r Gbest k x k
   
 
            (21) 
( 1) ( ) ( 1)id id idx k x k v k                             (22) 
where i = 1, 2, …, n, n is the number of particles. d = 1, 2, …, 
D; k is the iteration number. Pbesti is the personal best 
experience that the i-th particle has experienced, Gbest is the 
best position in the swarm found so far. w is the inertia weight, 
c1 and c2 are the cognitive and social acceleration constant, 
and r1 and r2 are random numbers between 0 and 1. 
A large inertia weight w can improve the global search 
capability at the early iteration stage, while a relatively small 
inertia weight is helpful for fast convergence. Thus, to achieve 
a balance between local and global search abilities, a time-
varying inertia weight is adopted in the optimization, which is 
shown as 
( )max min min
K k
w w w w
K

                       (23) 
in which K and k are the maximum and current iteration 
number, respectively, wmax and wmin are the maximum and 
minimum inertia weights that are set as 0.9 and 0.4, 
respectively. 
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Fig.7. Flowchart of the optimization for the core selection, inductor and 
capacitor design. 
Similarly, time-varying acceleration constants c1 and c2 can 
be adopted as 
 
1 1 1 1
2 2 2 2
( )
( )
max min min
max min min
K k
c c c c
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K k
c c c c
K

  

   

                 (24) 
where c1max, c2max and c1min, c2min are the maximum and 
minimum acceleration constant, respectively. In this paper, 
c1max, c2max are equal to 2.5, and c1min, c2min are equal to 0.5. 
4) PSO-based Optimal Design of the LC Circuit  
In this paper, for the specific optimization, the capacitance 
C1 and inductance L1 are chosen as the variables Xi = (C1, L1) 
to optimize. Thus, the space dimension D is 2. According to 
the optimization objective in (19), the corresponding fitness 
function is defined as f (X) = VLCL. The constraints are shown 
in (20). Pbesti = (Pbest1, Pbest2) is the best position that the i-
th particle has experienced, and Gbest = (Gbest1, Gbest2) is the 
best position that all the particles have experienced. When the 
optimization meets the terminal conditions, the position of 
Gbest is the desired value of L1 and C1, and its fitness value 
f(X) is the minimum volume of the LC resonant circuit. 
The overall flowchart for the inductor and capacitor optimal 
design based on the PSO is shown in Fig. 7, where Lmin and 
Lmax are the minimum and maximum inductance values that 
are set to 0.1 mH and 5 mH, respectively; Lstep is the 
optimization step size, and Lstep = 0.1 mH. Before explaining 
in detail how the inductor L1 and capacitor C1 are designed,  
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Fig.8.  Evolutionary process and optimall results with the PSO algorithm. 
the working principle of the PSO algorithm is provided as 
follow [39]: 
Step 1) Initialize a group of particles while satisfying the 
constraints. Then, calculate the fitness of the initial 
particles; 
Step 2) Update position Xi and velocity Vi of particles; 
Step 3) Calculate the new fitness of the updated particles; 
Step 4) Check whether the updated particles still satisfy the 
constraints, if not, go to Step 6); 
Step 5) Update Pbest and Gbest; 
Step 6) Check if the terminal condition is met. The terminal 
condition is defined as satisfying maximum iteration 
steps and fitness value. If not, go to Step 2). 
According to Fig. 7, the detailed design steps of inductor L1 
and capacitor C1 are explained as follow. For Lmin: Lstep: Lmax, 
the core size is selected according to LI2, where L is 
inductance value and I is the current value. These cores are 
then marked as corei, where i ∈  (0, (Lmax-Lmin)/Lstep). As 
mentioned previously, the Kool Mμ powder core is selected in 
this paper, and the parameters of different cores can be stored 
as a database in MATLAB. Thus, when a specific core is 
selected, e.g., corei is selected, the parameters like Bac, MLT 
and AL can be obtained through the database. Then, according 
to (13) and (14), the expression of VLL corresponding to L1 can 
be determined. Eventually, VLCL corresponding to L1 and C1 is 
known. As a result, with the PSO algorithm, a set of 
parameters L1, C1 and the minimum volume VLCL are obtained 
for the specific core, corei. However, although the inductance 
L1 is determined, the winding factor of the inductor may not 
meet the requirement. Then, the core size is changed to corei+1, 
and the above steps are repeated until the winding factor 
requirement is met. Since the core size is selected from small 
to large, when corei+1 is selected and if its winding factor 
meets the design requirement, it can be considered that the 
winding factor reaches its optimal value at this moment. 
Fig. 8 then shows the evolutionary process and final  
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Fig. 9. Bode diagram of the transfer function Gp(s) with different series 
resistance R1. 
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Fig. 10. System configuration of the single-stage single-phase PV inverter 
with the proposed virtual resistance. 
optimization results of the inductor L1 and capacitor C1. From 
Fig. 8, it can be seen that the volume of the LC decoupling 
circuit is minimized when the inductance and capacitance are 
1.865 mH and 1358 μF, respectively. However, since the 
commercially available capacitors are discrete, in this paper, 
the inductance and capacitance are then selected as 1.81 mH 
and 1400 μF, respectively. The series equivalent resistance R1 
is obtained as 0.265 Ω in the design. 
Ⅳ. CONTROL DESIGN 
As described in Section Ⅲ, with the passive LC decoupling 
circuit, the main dc-link capacitance Cbus is substantially 
reduced, and therefore, the dynamics of the system can be 
significantly enhanced. However, due to the LC resonant 
circuit, it is easy to result in oscillatory peaks and transient 
[40], [41]. To address this issue, an improved damping scheme 
and a robust SOSMC method are proposed in this section to 
realize dc-link voltage dynamic performance improvement. As 
a result, the MPP tracking speed is further improved.  
A. System Modeling 
As shown in Fig. 4, the single-stage single-phase grid-
connected inverter can be described as  
1
pv
bus pv dc
dv
C i i i
dt
                             (25) 
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                                              (26) 
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Fig. 11. Small signal equivalent circuit of the inverter system shown in Fig. 10 
with the virtual resistance. 
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Fig. 12. Realization of the virtual resistance. (a) Original control block 
diagram; and (b) Equivalent transformation. 
1
1 1 1 1pv
di
L v v i R
dt
                              (27) 
g
g ab g
di
L u v
dt
                                    (28) 
where Lg = L2 + L3, idc is the dc-link output current, v1 is the 
voltage of the capacitor C1, i1 is the LC branch current, and uab 
is the inverter output voltage. 
B. Dynamic Characteristic Analysis of the LC Circuit 
According to (25)-(27), the transfer function Gp(s) from the 
dc-link current to the PV voltage is derived as 
2
1 1 1 1
3 2
1 1 1 1 1( ) 0
( ) 1
( )
( ) ( )

 
 
   
pv
pv
p
dc bus bus busi s
v s C L s R C s
G s
i s C C L s R C C s C C s
(29) 
which indicates that the system is underdamped when the 
resistance R1 is small. In other words, the system is prone to 
instability. Clearly, an intuitive way to enhance the stability is 
to increase the resistance of the LC circuit. The bode diagram 
of Gp(s) with different values of R1 is shown in Fig.9. Yet, as 
aforementioned, increasing the resistance will reduce the 
tuning sharpness and increase the system losses. Therefore, it 
is more attractive to solve this issue by using active damping 
schemes. 
C. Proposed Active Damping Scheme  
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A virtual resistance based active damping scheme is then 
proposed in this section, as shown in Fig. 10. With state-space 
averaging approach, the small signal equivalent circuit of the 
system with the virtual resistance is given in Fig. 11. 
Supposing that the dc-link voltage vpv can track its reference 
well, the dynamics of the voltage and current loops can then 
be neglected. Accordingly, the small signal block diagram to 
realize the virtual resistance is obtained, as shown in Fig. 12, 
which indicates that the voltage reference of dc-link should be 
1 1 1( )
     * *pv pv vir pv virv v R i i v R i                  (30) 
where pvv is the voltage reference from the MPPT, 1
i and 1i   
represent the steady-state value and small signal value of i1, 
respectively, Rvir is the total resistance (the sum of virtual 
resistance and the series equivalent resistance R1). 
 Since the 2f0-pulsating power is absorbed by the proposed 
LC decoupling circuit, 
1
i  will be nearly sinusoidal with 2f0-
components. Thus, to realize (30) in practice, a notch filter 
with the central frequency being 2f0 is used. The transfer 
function of the notch filter is expressed as 
2 2
2 2
( )
2


 
n
notch
n n
s
G s
s s

 
                         (31) 
where ωn=4πf0 and ζ is the damping ratio of the notch filter. 
Consequently, (30) is modified as 
1 ( )
  *pv pv vir notchv v R i G s                           (32) 
D. Design of the SOSMC for the Voltage Loop 
Generally, the control of the grid-connected PV inverter 
consists of two loops: an outer voltage loop and an inner 
current loop. To achieve zero steady-state error tracking of the 
current, a proportional multi-resonant (P+MR) controller is 
adopted in the current loop. Due to the limited space, the 
analysis and design of the inner current loop are not discussed 
in this paper, which can be referred to [42]. As in single-stage 
systems, the MPPT is achieved by regulating the dc-link 
voltage. The control objectives of the voltage loop are: 1) low 
voltage fluctuation and small settling time; 2) zero steady-state 
error; and 3) strong robustness. After the 2f0-ripple is 
eliminated by the LC circuit, these objectives can be achieved 
by a properly designed SOSMC, as detailed in the following. 
1) Sliding Surface of the SOSMC 
Rewriting (25) as 
1
( )
pv
bus in o lc
pv
dv
C P P P
dt v
                          (33) 
where Pin = vpvipv is the PV input power, Plc is the power 
absorbed by the LC circuit, and Po= vpvidc. 
Supposing that the grid current tracks its reference well, (33) 
is rewritten as 
1
( )in
bus
dz
P P
dt C
                             (34) 
with 2 / 2pvz v , / 2
*
o lc gm gmP P P V I
    , and gmI
 being the grid 
current reference. 
Since the control objective of the SOSMC is to regulate the 
dc-link voltage, and to add a degree of freedom to adjust the 
voltage loop bandwidth, a voltage error integral term is 
included as a state variable. Therefore, the sliding surface is 
defined as 
1 2s x x                                     (35) 
in which 1x z z
  , 2( ) / 2pvz v
  , 2 1x x dt  , and λ is a 
positive sliding coefficient. 
2) Control Law Design 
The super-twisting algorithm, which has the advantage of 
finite time convergence to the set point and rejecting smooth 
disturbances of arbitrary shapes, has been developed for the 
system with the relative degree-1 [43]. 
In the dual-loop control, the voltage loop gives the current 
amplitude reference. Thus, the amplitude of the grid current 
reference *gmI  can be regarded as the control input of (34). To 
control the dc-link voltage, the global control law *gmI is made 
up of two terms: the equivalent control term (eq)

gmI and the 
super-twisting control term (st)

gmI . Thus, the global control law 
is defined as  
(eq) (st)gm gm gmI I I
                                 (36) 
where the equivalent control term (eq)gmI
 can be obtained by 
solving the following equation: 
0s                                           (37) 
Considering that
2( ) / 2pvz v
  , which is from the MPPT 
algorithm, is a slow-time-varying variable. Thus, its derivative 
can be viewed as zero. Substituting (34) and (35) into (37), 
(eq)gmI
  is obtained as 
(eq) 1
2
( )bus ingm
gm bus
C P
I x
V C
                          (38) 
The super-twisting term (st)gmI
  is given as 
(st) st
2 bus
gm
gm
C
I u
V
                                   (39) 
where ust takes the following form [43]: 
1/2
st 1
2
sign( )
sign( )
u s s v
v s


  
 
                     (40) 
with α1, α2 being positive constants. 
Substituting (38) and (39) into (36), the amplitude of grid 
current reference is expressed as 
(eq) (st)
1/2
1 1 2
0
2 2 2
( sign( ) sign( )d ))
 
     
gm gm
t
in bus bus
gm
gm gm gm
I I
P C C
I x s s s
V V V
       
(41) 
Close inspection of (41), it can be seen that the equivalent 
control term (eq)

gmI in (41) can be regarded as a proportional (P) 
controller with the power feedforward in traditional PI with 
feedforward control strategy. In the proposed STA-SOSMC, 
the equivalent control term is to deal with the known system 
dynamics, and the super-twisting control term is to address the 
issues due to uncertainties from parameter errors and 
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unmodeled dynamics. 
3) Model Uncertainty and Robustness 
Considering the tolerance of the capacitor Cbus, the power 
losses of the inverter and any other external disturbances, Eq. 
(34) is rewritten as 
Δ1
( ) ( )
ˆ ˆ
bus
in in
bus bus bus
Cdz
P P P P
dt C C C
             (42) 
where ζ includes the power losses and any other disturbances, 
and ˆbusC is the nominal value of Cbus that is given as 
ˆ Δbus bus busC C C                                 (43) 
with ΔCbus denoting the parameter error. Eq. (34) can then be 
further rewritten as 
ˆ1
( )
ˆ in
bus
dz dz
P P d d
dt dtC
                          (44) 
in which ẑ is the nominal value of z and d is the total 
disturbance that is given as 
Δ
( )
ˆ
bus
in
bus bus
C
d P P
C C
                          (45) 
Taking into account the physical limitation of the system in 
practice and its behavior during the operation, it is assumed 
that the perturbation is bounded such as 
d                                           (46) 
where δ is a known positive constant. 
4) Stability Analysis 
According to (35) and (44), the first-order derivative of the 
sliding variable s is derived as 
1 1 1 1
ˆs x x x x d                            (47) 
where 1x̂ is the nominal value of x1. Substituting (41) into (47), 
the closed-loop system is derived as 
1/2
1
2
sign( )
sign( )
s s s v d
v s


   
 
                   (48) 
To prove the stability of the system, the Lyapunov function 
is chosen as [44] 
1/22 2
2 1
1 1
2 ( sign( ) )
2 2
T
V s v s s v
P
 
 
   

           (49)                                                  
with 
1/2
sign( )T s s v   ,   
2
12 1
1
41
22
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 

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  
 
. 
Its time derivative is then obtained as 
1/2 1/2
1 T TdV Q q
s s
                         (50)          
where
2
12 11
1
2
12
Q
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, 
2
1 1
2(2 )
2 2
Tq
 

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  

. 
Applying the bounds |d|<δ, as demonstrated in [44], it can 
be obtained that 
1/2
1 TV Q
s
                               (51) 
with  
2 2
2 1 1 11
1
1
4
2 ( ) ( 2 )
12
( 2 )
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. 
Obviously, V is negative if 0Q  , which represents that 
the system is globally asymptotically stable if the gains satisfy 
  
1
2
1
2 1
1
2
5 4
2( 2 )
 
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 
 



 
                           (52) 
When the sliding mode occurs on the sliding surface, s=0 
and 0s  are guaranteed. Thus, according to (35), the dynamic 
behavior of the dc-link voltage is described as 
1 1( ) (0)
tx t x e                                 (53) 
It is clear that the tracking error converges to zero 
exponentially. Therefore, the sliding coefficient λ can be 
regarded as a degree of freedom to adjust the system 
bandwidth. 
5) Parameters Selection 
Three parameters for SOSMC, i.e., λ, α1 and α2, should be 
properly designed to ensure the dynamics and stability of the 
system. According to (53), λ denotes the pole of sliding mode 
dynamics. Thus, for the controller, it will be beneficial to 
select λ as large as possible, but at the cost of the tracking 
performance. If λ is too large, it can cause large overshoots, 
while a controller with small λ leads to longer tracking time 
and slower error convergence.  
Note that in the single-stage single-phase PV system, the 
dc-link voltage reference is provided by MPPT algorithm. 
Therefore, to ensure the speed of the MPPT and the entire 
system stability, the following two constraints should be taken 
into account when selecting the parameter λ. 
1) The minimum setting time tmin of the outer loop should 
be ten times larger than that of the inner loop [23].  
2) The maximum setting time tmax of the outer loop should 
be smaller than the update time of the MPPT algorithm. 
Regarding parameters α1 and α2, the inequality (52) must be 
satisfied to ensure the sliding variable converges to zero in 
finite time. However, when one sampling computation delay is 
considered in the digital control system, α1 and α2 should be 
selected more conservative to ensure the system stability. Due 
to the limited space, the detailed stability discussion of the 
system with time delays is not considered in this paper, which 
can be referred to [45].  
Ⅴ. EXPERIMENTAL RESULTS  
To verify the effectiveness of the proposed method in 
MPPT accuracy and speed enhancement, experimental tests 
are performed on a 2.5-kW single-stage single-phase PV grid-
connected prototype, as shown in Fig. 14. The control 
algorithms are implemented in a digital signal processor (DSP 
TSM320F28335) and the driver signals of insulated gate  
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Fig. 13. Control block diagram of the dc-link voltage loop with the proposed SOSMC for single-stage single-phase grid-connected inverter. 
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Fig.14. Experimental setup of the single-state single-phase PV system. 
TABLE I 
EXPERIMENTAL PARAMETERS 
Parameters Values 
Power output at MPP: PMPP 2.5 kW 
Resonant inductance: L1 1.81 mH 
Resonant capacitance: C1 1400 μF 
Main capacitance: Cbus 200 μF 
MPPT update time: tMPPT 200 ms 
Grid voltage: vg (rms) 220 V 
Grid frequency: f0 50 Hz 
Switching frequency: fsw 20 kHz 
Sampling frequency: fs 40 kHz 
Grid-side filter inductance: Lg 2 mH 
Virtual resistance: Rvir 1.5 Ω 
Damping ratio of notch filter: ζ 0.6 
SOSMC parameter 1:  λ 85 
SOSMC parameter 2: α1 5180 
SOSMC parameter 3: α2 2.0733×106 
bipolar transistor (IGBT) are generated by a field 
programmable gate array (FPGA). The key parameters of the 
prototype and controller are listed in Table I, and the control 
block diagram of the voltage loop with the proposed SOSMC 
strategy is detailed in Fig. 13. A Chroma PV simulator and 
programmable ac source are adopted to emulate the PV array 
and grid, respectively. In this paper, a perturb and observe 
(P&O) MPPT algorithm is employed with the updating time is 
200 ms. In order to make a trade-off between the tracking 
speed and the steady-state oscillations, a variable step size is 
chosen for the MPPT control. The maximum step size is 6 V 
and the minimum one is 1 V. 
THD(ig):2.06%
Time:[2ms/div]
350
348
352
 
Fig. 15. Experimental results of the single-stage single-phase system under 
steady-state condition. 
f0 50Hz f0 49Hz
 
Fig. 16.  Experimental waveform of dc-link voltage for a step change in grid 
frequency f0 from 50 Hz to 49 Hz. 
A. Effectiveness of the Proposed 2f0-Ripple Cancellation 
Method 
Fig. 15 shows the experimental waveforms of the dc-link 
voltage, grid current and grid voltage with the proposed 
method. It can be observed in Fig. 15 that the dc-link voltage 
ripple is 4 V, which is consistent with the theoretical analysis. 
Therefore, the effectiveness of the LC resonant circuit on the 
2f0-ripple cancellation is verified. Furthermore, owing to the 
small voltage ripple, the stead-state performance of the MPPT 
is almost not degraded. The static average MPPT efficiency 
obtained from the PV simulator is 99.5%, which shows a very 
good tracking accuracy in single-stage PV systems. 
To further demonstrate the effectiveness of the proposed 
2f0-ripple cancellation strategy, another experiment is carried 
out, where the grid voltage frequency is suddenly changed  
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Fig. 17.  Steady-state waveforms with the proposed SOSMC under a distorted grid. (a) Experimental waveform, (b) Experimental spectrum of grid current. 
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(a)                                                                                                                               (b) 
Fig. 18.  Experimental results of the dynamic waveforms with the proposed SOSMC method in PV system. (a) Waveform of vpv, ig and vg for a step change in Pin 
from half load to full load, and (b) PV input power Pin from full load back to half load.  
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(a)                                                                                                                                (b) 
Fig. 19.  MPPT performance with the proposed method in the cases of irradiance is suddenly changed from 500 W/m2 to 1000 W/ m2 and back to 500 W/m2. 
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Fig. 20.  Dynamic performance of the system with the proposed SOMSC in 
the case of parameter Cbus reduced by 20% in controller. 
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Fig. 21.  Steady-state waveforms with the traditional PI + bulky capacitor 
method. 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on April 28,2020 at 07:56:30 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2990923, IEEE
Transactions on Power Electronics
IEEE POWER ELECTRONICS REGULAR PAPER 
σ =4.6%
ts(2%)=110 ms
360
380
Time:[40ms/div]340
              
σ =5.0%
ts(2%)=120 ms
360
380
Time:[40ms/div]350
 
(a)                                                                                                                                     (b) 
Fig. 22.  Dynamic responses of the dc-link voltage and grid current with PV input power Pin is suddenly changed. (a) Half load to full load; (b) Back to half load. 
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Fig. 23.  MPPT performance with the PI+ bulky capacitor method under the condition of irradiance is suddenly changed from 500 W/m2 to 1000 W/ m2 and back 
to 500 W/m2.  
from 50 Hz to 49 Hz. The experimental results are shown in 
Fig. 16. It can be seen in Fig. 16 that the dc-link voltage ripple 
is slightly increased by 1 V in the case of the 1-Hz change in 
the grid voltage frequency, indicating that the proposed 2f0- 
ripple cancellation method is effective. 
B. Steady-State Performance Under Grid Voltage Distortions 
Fig. 17(a) shows the steady-state waveforms of the dc-link 
voltage, grid voltage and grid current with the proposed 
SOSMC method, where the grid voltage is distorted with the 
total harmonic distortion (THD) being 3.71%. Fig. 17(b) 
shows the spectrum of the resultant grid current under the 
above condition. As it is observed in Fig. 17, despite the 
highly-distorted grid voltage, the THD level of the resultant 
grid current is 2.59%, which is below the standard limit (e.g. 
5%). 
C. Dynamic Performance of the PV System  
To test the dynamic performance of the voltage loop with 
the proposed SOSMC method, the MPPT algorithm is 
shielded and the dc-link voltage is controlled as a constant 
value. Fig. 18(a) and (b) show the experimental results of the 
single-state single-phase inverter system, where the PV input 
power is suddenly changed from 1250 W to 2500 W and back 
to 1250 W, respectively. It can be seen in Fig. 18 that the 
transient periods ts are 34 ms and 30 ms, respectively, and the 
overshoots σ are 3% and 2.75%, respectively. Furthermore, to 
demonstrate the superior dynamic performance of the 
proposed method in term of MPP tracking, the P&O MPPT 
algorithm is added into controller. The experimental results of 
the system under the irradiance step change from 500 W/m2 to 
1000 W/m2 and back to 500 W/m2 are shown in Fig. 19 (a) 
and (b), respectively. The MPPT reaches to the steady state in 
1.4 s and 1.5 s, respectively, with a 99.1% dynamic MPPT 
efficiency. From these results, it can be observed that when a 
transient occurs due to the environmental change, the 
proposed method shows a very good performance in terms of 
MPPT accuracy and speed. Thus, it is very suitable for single-
stage PV generation systems. 
D. Sensitivity Analysis of the Proposed Controller 
Sensitivity analysis is carried out to study the robustness of 
the SOSMC controller against a wrong knowledge of system 
parameters. It is known from (34) that the main capacitor Cbus 
plays an important role in determining the performance of the 
dc-link voltage. Therefore, the variation of the parameter Cbus 
is taken into account to determine the robustness of the 
proposed SOSMC. Since the capacitance tolerance of E-caps 
is usually ± 20%, a reduction of the parameter Cbus by 20% in 
the controller is considered in this study. Fig. 20 shows the 
dynamic performance of system in the case where the PV 
input power is suddenly changed from 1250 W to 2500 W. In 
the test, the MPPT algorithm is disabled and the dc-link 
voltage is controlled as a constant. Observations in Fig. 20 
confirm that the transient time and overshoot are almost the 
same as the results shown in Fig. 18. Similar results have been  
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TABLE Ⅱ 
COMPARISONS OF THE PROPOSED SCHEME WITH EXISTING SCHEMES 
Comparison category 
PI control + 
capacitor [46] 
Adaptive PI 
control + bulky 
capacitor [23] 
PI control + bulky 
capacitor +feedforward 
dc current [28] 
PI control + bulky 
capacitor +feedforward 
dc bus control loop [27] 
Proposed 
method 
Number of converter stage Two-stage Single-stage Single-stage Single-stage Single-stage 
Number of phase Single-phase Single-phase Single-phase Three-phase Single-phase 
Controller of voltage loop PI Adaptive PI PI+ feedforward control PI+ feedforward control SOSMC 
DC-link capacitor (μF) 112 1100 1100 2350 200 
Input power (W) 250 500 225 2500 2500 
Switching frequency fs (kHz) 20 40 20 20 20 
Filter type L L L L L 
Filter inductor (mH) 10 7 20 3.5 2 
Grid current THD ig (%) 13 4.7 11.03 2.7 2.06 
DC-link ripple (V) 14.8 7.3 4.34 - 4 
Transient time (ms) 75 100 184 250 34 
Overshoot of dc-bus voltage σ (%) 5.6 5.5 9.3 3 3 
TABLE Ⅲ 
VOLUME, COST AND EFFICIENCY COMPARISONS OF THE THREE METHODS  
Method 
Devices for converter and 
active decoupling circuit, 
Number 
Rated Power  
(kW) 
Volume1) 
(cm3) 
Total Cost2) 
(€) 
Peak conversion 
Efficiency (%) 
Traditional method Si (IKW30N65EL5), 6 2.5 452.4 98.6 97.78 
Proposed method Si (IKW30N65EL5), 6 2.5 365.1 81.8 97.47 
APD [47] GaN (GS66508P), 6  2 108.3 148.1 98 
1) only the passive components of decoupling circuit is considered; 2) both the decoupling circuit and converter are considered 
obtained for the condition where the capacitance Cbus is 
considered to increase by 20% in the controller. In all, from 
the above test results, it can be concluded that the proposed 
SOSMC scheme has high robustness and stability. 
E. Comparison with Existing Methods 
To further demonstrate the effectiveness of the proposed 
strategy, the performance of the proposed method is compared 
with the solution using a traditional bulky capacitor and a PI 
controller in the voltage loop (denoted as PI + bulky capacitor 
solution). For a fair comparison, the current loop is also the 
P+MR controller. The dc-link capacitor is 2500 μF, and a 2f0-
notch filter is added into the voltage loop to mitigate the 
influence of 2f0-ripple voltage on the grid current. Fig. 21 
shows the steady-state waveforms of the dc-link voltage, grid 
current and grid voltage. It can be seen in Fig. 21 that with the 
notch filter, the THD of the grid current is 2.64% even with 
the amplitude of the dc-link 2f0-ripple voltage being 12 V. 
Although, a moving average filter (MAF), whose window 
frequency is 2f0, is adopted in the controller to better calculate 
the MPP. The large ripple shifts the operating point away 
from the desired MPP point, which leads to a static MPPT 
efficiency of 98.6%. When comparing Fig. 15 and 21, it can 
be concluded that the proposed method for single-state single-
phase PV system can ensure a better steady-state performance. 
Also, it confirms that the double-line frequency will affect the 
MPPT and system performance (leading to a lower efficiency 
and power quality). 
Similar to the previous tests, the dynamic performance of 
the voltage loop with the conventional method is also tested, 
where the MPPT algorithm is disabled and the dc-link voltage 
is controlled as a constant. Fig. 22 (a) and (b) show the 
dynamic response of the dc-link voltage and grid current, 
where the PV input power is changed from 1250 W to 2500 
W and back to 1250 W. As it is clearly shown in Fig 22 that 
the transient periods ts are 110 ms and 120 ms with 4.4% and 
5% overshoots, respectively. By comparing Fig. 18 and 22, it 
is known that the proposed strategy outperforms over the 
conventional method in terms of dynamics (voltage 
fluctuation and transient time). To test the dynamic MPPT 
performance of the traditional method, the P&O MPPT 
algorithm is then activated in the controller. Fig. 23 (a) and (b) 
show the experimental results of the system experiencing an 
irradiance step change from 500 W/m2 to 1000 W/m2 and 
back to 500 W/m2, respectively. It can be observed in Fig. 23 
that due to the oscillation of the dc-link voltage and the slow 
dynamics of the voltage loop, the MPPT takes more than 5 s 
to reach the steady-state with a dynamic MPPT efficiency of 
97.4%. Compared with the performance in Fig. 19, it is clear 
that the proposed method is more suitable for single-stage PV 
systems, which ensures the MPPT performance under various 
conditions. 
Moreover, Table Ⅱ compares the proposed control scheme 
with the existing schemes [23], [27], [28] and [46] in terms of 
steady-state and dynamic performances. It is worth noting that 
when compared with the scheme introduced in [23] and [46], 
although the transient periods with a small dc-link capacitor is 
reduced, the THD of the grid current is unacceptable even 
with a 10 mH ac filter inductor. This is because the small 
capacitor leads to a large dc-link 2f0-ripple voltage, which 
increases the third-order harmonics appearing in the grid 
current. As it can be seen in [27], with a feedforward control 
method, the setting time and overshoot have been 
substantially reduced even with a bulky capacitor. However,  
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Fig. 24.  Volume, cost and conversion efficiency of the system with the three 
decoupling method. 
as mentioned previously, such a feedforward path increases 
the coupling between dc and ac sides, which will lead to large 
harmonics at the output reference current. In worst cases, this 
may even challenge the stability of the system. This 
conclusion can be confirmed by comparing [23] and [28]. In 
[28], although the dc side current is estimated by a state 
observer and fed forward, the THD of the grid current is far 
higher than that obtained in [23]. A close inspection of Table 
Ⅱ shows that the proposed strategy outperforms over the 
benchmarked solutions in terms of the steady-state (a small 
THD of the grid current) and dynamic (fast response and 
small overshoots) performances.  
To exhibit the performance of the proposed method, 
another detailed comparison is carried out among the 
proposed method, conventional bulky capacitor method and 
APD scheme [47] in terms of volume, cost and efficiency. 
The results are shown in Table Ⅲ, where the cost analysis is 
done referring to [48] and Mouser [49] with the minimum 
ordering quantity (MOQ) being 10000. In Table Ⅲ, the 
system cost of the conventional method and the proposed 
method is calculated in the case of the HERIC inverter is 
adopted. However, it should be pointed out that the proposed 
method can also be applied to the H-bridge inverter. In 
addition, compared with conventional bulky capacitor method, 
the proposed strategy requires an additional sensor to measure 
the current i1 to achieve active damping. Notably, as analyzed 
in the above, since the current i1 is sinusoidal with a 
frequency of 2f0, it is measured by a cheap current transformer 
(CT) rather than an expensive Hall sensor. In all, according to 
Table III, the proposed method achieved the lowest cost, 
while the efficiency is still comparable to the traditional and 
the APD methods. In terms of volume, it achieves a moderate 
performance. The comparison is further presented in Fig. 24. 
Although the system maximum conversion efficiency of the 
proposed method is slightly lower 0.31% than that of the 
traditional method, the static and dynamic MPPT efficiency 
are increased by 0.9% and 1.7%, respectively. Thus, the total 
system generation efficiency of the proposed method still has 
an advantage. Thanks to the wide-bandgap gallium nitride 
(GaN) field-effect transistors (FETs), the smallest volume and 
98% system conversion efficiency are achieved with APD 
schemes, but it comes at a high cost. Although the cost of 
APD scheme can be reduced when silicon (Si) devices are 
used to replace the GaN devices, the overall efficiency will 
decrease by approximately 2% than that of the conventional 
method [50]. Since low cost and high efficiency are of 
importance in PV generation systems, the passive decoupling 
method may be preferred in PV applications. 
Ⅵ. CONCLUSION 
In this paper, a control and design method to enhance the 
MPPT accuracy and speed was proposed for single-stage 
single-phase PV grid-connected inverters. The proposed 
method can be divided into two parts, a passive LC 
decoupling method and a robust control strategy. With the 
passive LC decoupling circuit, the 2f0-voltage ripple is 
suppressed, where a small dc-link capacitor can be used. Thus, 
the MPPT accuracy and the dynamics of the entire system are 
improved. To design the parameters of LC decoupling circuit, 
a PSO algorithm was adopted to realize optimal parameters 
design. It is worth noting that the resonance between the 
passive LC branch and main capacitor is damped by 
introducing a virtual resistance. Consequently, the system 
stability is improved without additional losses. Furthermore, a 
robust SOSMC was proposed to improve the steady-state and 
dynamic performances of the dc-link voltage, which further 
increases the MPPT accuracy and speed. The impact of 
system parameter uncertainties on the controller was also 
studied, and the system stability was proved by Lyapunov 
approach. Various experimental results and comparisons have 
been provided, which demonstrates that the proposed method 
achieves good MPPT performances both in steady-state and 
dynamics under various conditions. Hence, it is suitable for 
single-stage single-phase grid-connected PV systems. 
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